

CLAIMS

We claim:

- 1 1. A programmable logic device comprising:
2 a system bus;
3 a plurality of configuration memory cells; and
4 a memory interface, coupled to at least one of the
5 configuration memory cells and couplable to the system bus via a
6 programmable interconnect, adapted to provide access to the at
7 least one configuration memory cell after configuration of the
8 programmable logic device to write data carried by the system
9 bus to the at least one configuration memory cell.

- 1 2. The programmable logic device of Claim 1, further
2 comprising a system bus register file, coupled to the system bus
3 and couplable to the programmable interconnect, adapted to
4 provide an interface between the memory interface and the system
5 bus.

- 1 3. The programmable logic device of Claim 2, wherein the
2 system bus register file is adapted to communicate with a
3 plurality of the memory interfaces.

- 1 4. The programmable logic device of Claim 1, wherein the
2 at least one configuration memory cell is associated with a
3 special functional block within the programmable logic device.

1 5. The programmable logic device of Claim 4, wherein the
2 special functional block comprises a phase-locked loop circuit,
3 a delay-locked loop circuit, an input/output circuit, and/or a
4 memory interface controller.

1 6. The programmable logic device of Claim 1, wherein the
2 configuration memory cells comprise static random access memory
3 cells and/or flip flops.

1 7. The programmable logic device of Claim 1, wherein the
2 memory interface communicates with the at least one
3 configuration memory cell in byte increments.

1 8. The programmable logic device of Claim 1, wherein a
2 programmable identification number is associated with the memory
3 interface.

1 9. The programmable logic device of Claim 8, wherein the
2 programmable identification number is set via one or more of the
3 configuration memory cells.

1 10. The programmable logic device of Claim 8, further
2 comprising at least one additional memory interface, wherein the
3 memory interfaces may have the same programmable identification
4 number.

1 11. A programmable logic device comprising:
2 a system bus;
3 a programmable interconnect;
4 means for storing configuration data; and
5 means for interfacing with the storing means after
6 configuration has completed to change the configuration data
7 stored by the storing means with data carried by the system bus,
8 wherein the interfacing means is couplable to the system bus via
9 the programmable interconnect.

1 12. The programmable logic device of Claim 11, wherein the
2 interfacing means is addressed via one or more programmable
3 identification numbers.

1 13. The programmable logic device of Claim 11, wherein the
2 storing means comprises static random access memory cells.

1 14. The programmable logic device of Claim 11, further
2 comprising a system bus register file adapted to couple to the
3 programmable interconnect and interface the system bus to the
4 interface means.

1 15. The programmable logic device of Claim 11, wherein the
2 storing means is associated with a special functional block.

1 16. A method of modifying configuration data stored within
2 a programmable logic device after configuration has been
3 completed, the method comprising:

4 providing memory interfaces for a plurality of
5 configuration memory cells which store at least a portion of the
6 configuration data;

7 providing a system bus for carrying data to be written to
8 at least some of the plurality of the configuration memory
9 cells; and

10 providing a programmable interconnect adapted to couple the
11 system bus to the memory interface to route the data from the
12 system bus to the memory interface.

1 17. The method of Claim 16, wherein each of the memory
2 interfaces is addressed via an associated programmable
3 identification number.

1 18. The method of Claim 17, wherein the programmable
2 identification number may be the same for one or more of the
3 memory interfaces.

1 19. The method of Claim 16, wherein the plurality of the
2 configuration memory cells are associated with special
3 functional blocks.

1 20. The method of Claim 16, further comprising providing a
2 system bus register file to interface the system bus to each of
3 the memory interfaces via the programmable interconnect.